538

FAXED TO DI MUELLER 10/25/00 (909) 596-3733

DOWNSTRFAM EQUALIBATION

. Lī

CU SENDS EQUALIZATION TRAINING DATA TO RU SIMULTANEOUSLY ON 8 CHANNELS SPREAD ON EACH CHANNEL BY ONE OF THE FIRST 8 ORTHOGONAL CYCLIC CODES MODULATED BY BPSK.

1130

1128


RU RECEIVER RECEIVES EQUALIZATION TRAINING DATA IN MULTIPLE ITERATIONS AND USES LMS 830, FFE 765, DFE 820 AND DIFFERENCE CALCULATION CIRCUIT 832 TO CONVERGE ON PROPER FFE AND DFE TAP WEIGHT COEFFICIENTS.

1132

AFTER CONVERGENCE, CPU READS FINAL TAP WEIGHT COEFFICIENTS FOR FFE 765 AND DFE 820 AND LOADS THESE TAP WEIGHT GOEFFICIENTS INTO FFE/DFE GIROUIT-764; CPU SETS FFE 765 AND DFE 820 COEFFICIENTS TO INITIALIZATION VALUES.

FIG. 450


CONVOLUES THESE SE FILTER TAP WEIGHTS WITH THE OLD FILTER TAP WEIGHTS OF THE FFE AND DEE FILTERS OF CE CIRCUIT 764 AND LOADS THE NEWLY CALCULA ED TAP WEIGHT 1270 THE FFE AND DFE FILTERS OF THE CE CIRCU



Training Failed, Restart Synchronization

Initial 2-Step Training Algorithm

Z-STEP INITIAL EQUALIZATION TRAINING F16.60



Sent to Die







FIG. 4A










FIG. 78

100

Saft View

13

ļ£

7

TO FIG. 形

FHUM FIG. 75

FIG. 76




FIG. 8
DEAD RECKONING RE-SYNC





FIG. 9
PRECURSOR EMBODIMENT



Ann ann Ar Ar And And

And the


13

ļā

Ų

FIG. 1/2

FIG. 13








FIG. 188








FIG. 20






FIG. 42








	CODE	INPHASE	QUADRATURE	
	0000	111	111	= -1 -
	0001	001	111	<u> </u>
	0010	001	001	= 1+
	0011	111	001	= -1+
	0100	011	111	= 3 - j
	0101	001	011	= 1 + 3*j
	0110	101	001	=-3+j
	0111	111	101	= -1 - 3 <u>* j</u>
	1000	011	011	=+3+3*j
	1001	101	011	= -3 + 3*j
	1010	101	101	= -3 - 3 * j
403-	1011	011	101	= 3 - 3*j
403	(1100	111	011)	= -1+3*
	1101	101	111	= -3 - j
	1110	001	101	= 1 - 3*j
	1111 .	011	001	=3+j

FIG.22



70 A FIG. 23A

REAL PART OF INFO REAL PART OF INFO YECTOR PART OF RESULT YECTOR SYMBOL
$$407$$

$$\begin{bmatrix} b \\ +3 \\ -1 \\ -1 \\ +3 \end{bmatrix} \cdot \begin{bmatrix} 1 & 1 & 1 & 1 \\ -1 & -1 & 1 & 1 \\ -1 & 1 & -1 & 1 \\ -1 & 1 & 1 & -1 \end{bmatrix} = \begin{bmatrix} 4 \\ 0 \\ 0 \\ -8 \end{bmatrix}$$


$$\begin{bmatrix} b \\ REAL \end{bmatrix} \times \begin{bmatrix} CODE\ MATRIX \end{bmatrix} = \begin{bmatrix} R\ REAL \end{bmatrix} = "CHIPS\ OUT" ARRAY-REAL$$


20B FIG. **23B**

1+ O(+	3-j	1+j3	-3+j	-1-j3
PHASE	0	06	180	06-
LSBs y1 y0	00	01	10	11

1+jQ WHEN LSB=11	-1-j3	i-b	1+j3	-3+j
1+jQ WHEN LSB=10	-3+j	-1-j3	3-j	1+j3
1+jQ WHEN LSB=01	1+j3	-3+j	-1-j3	3-j
1+jQ WHEN LSB=00	3 - j	1+j3	[+6-	-1-j3
PHASE difference (2nd-1st symbol)	0	96	180	-90
MSBs y3 y2	8	10	10	11

LSB & MSB FALLBACK MODE MAPPINGS
FIG. 44






Hart May Man Hart

Į.

The street of the street

1

26



ERROR FOR THIS RU FROM
PREAMBLE DATA IN ASSIGNED TS
STORES IN MEMORY
LOCATION MAPPED TO
THIS RU

-1512

1514


\$G2 -1516


AS PAYLOAD DATA FROM
THIS RU IS RELEIVED,
CU CPU LOUNS UP
PHASE FERROR FOR THIS
RU AND SENDS TO
CONTROL CIRCUITRY
FOR A ROTATIONAL
AMPLIFIER & GZ AMPL.


ROTATIONAL AMPLIFIERS
CORRECTS PHASE OF
INCOMING DATA TO
PHASE OF MASTER CLOCK
SO SAMPLING OF
RELEIVED DATA POINTS
OCCURS AT PROPER
TIMES


FIG. 27


The first great great grown is the first great grown g











the first from the first of the






FIG. 39 35




36 FIG. **40**



37 FIG. 41

FINE TUNING TO COENTER BARKER CODE



And the A. A. And

Arm Arm

1111

ËÀ

The state

13

i


Hunt from "A" is a dient


In the time


13


E.A.

Hall Mills Call











CU RANGING & CONTENTION RESOLUTION
RANGING AND CONTENTION BESOLUTION
CITSIBE


FIG. 3148




CONTENTION RESOLUTION - RUUSING BINARY STACK

FIG. 33 49







FRAME DETECTOR
FRAME SYNC/KILOFRAME DETECT

FIG. 52





FIG. 53



13

CU SENDS MESSAGE TO RU TELLING IT TO SEND EQUALIZATION DATA TO CU USING ALL 8 OF THE FIRST 8 ORTHOGONAL CYCLIC CODES AND BPSK MODULATION.

PHOM FIG. 43A

1116

RU SENDS SAME TRAINING DATA TO CU ON 8 DIFFERENT CHANNELS SPREAD BY EACH OF FIRST 8 ORTHOGONAL CYCLIC CODES.

1118

CU RECEIVER RECEIVES DATA, AND FFE 765, DFE 820 AND LMS 830 PERFORM ONE INTERATION OF TAP WEIGHT (COEFFICIENT) ADJUSTMENTS.

-1120

TAP WEIGHT (COEFFICIENT)
ADJUSTMENTS CONTINUE
UNTIL CONVERGENCE WHEN
ERROR SIGNALS DROP OFF
TO NEAR ZERO.

1122

AFTER CONVERGENCE DURING TRAINING INTERVAL, CU SENDS FINAL FFE AND DFE COEFFICIENTS TO RU.

-1124

RU SETS FINAL FFE & DFE COEFFICIENTS INTO PRECODE FFE/DFE FILTER IN TRANSMITTER.

1126

CU SETS COEFFICIENTS OF FFE 765 AND DFE 820 TO ONE FOR RECEPTION OF UPSTREAM PAYLOAD DATA.

TO FIG. 45C♥

FIG. 45B

DOWNSTREAM EQUALIZATION 1128

CU SENDS EQUALIZATION TRAINING DATA TO RU SIMULTANEOUSLY ON 8 CHANNELS SPREAD ON EACH CHANNEL BY ONE OF THE FIRST 8 ORTHOGONAL CYCLIC CODES MODULATED BY BPSK.

1130

RU RECEIVER RECEIVES EQUALIZATION TRAINING DATA IN MULTIPLE ITERATIONS AND USES LMS 830, FFE 765, DFE 820 AND DIFFERENCE CALCULATION CIRCUIT 832 TO CONVERGE ON PROPER FFE AND DFE TAP WEIGHT COEFFICIENTS.


1132


AFTER CONVERGENCE, CPU READS FINAL TAP WEIGHT COEFFICIENTS FOR FFE 765 AND DFE 820 AND LOADS THESE TAP WEIGHT COEFFICIENTS INTO FFE/DFE CIRCUIT 764; CPU SETS FFE 765 AND DFE 820 COEFFICIENTS TO INITIALIZATION VALUES.

FIG. 450

The state of the s


that the






SIMPLE CU SPREAD SPECTRUM RECEIVER

FIG. 28 %






SYNCHRONOUS TDMA SYSTEM

E Z Z


OFFSET	1B ASIC	2A ASIC			
(Chips)	RGSRH RGSRL .	RGSRH RGSRL			
0	0x0000 0x8000	0x0001 0x0000			
1/2	0x0000 0xC000	0x0001 0x8000			
1	0x0000 0x4000	0x0000 0x8000			
-1	0x0001 0x0000	0x0002			

F16.58

Training Algorithm




F16.59



Initial 2-Step Training Algorithm

Z-STEP INITIAL EQUALIZATION TRAINING
FIG. 60


EQ Stability Check



,,


F16.61

Periodic 2-Step Training Algorithm



F16.62

RACM Correction




Note:
$$Thrld_{amp} = TBD$$

$$Thrld_{phase} = TBD$$

ROTATIONAL AMPLIFIER CORRECTION


EQ Convergence Check




Note: $Thrld_{converge} = 10^{-5}$

F16.64


Power Alignment Flow Chart



F16. 65



F16. 66



Total Turn Around (TTA) in frames = Offset






FIG. 68

Figure 3.1. Frame start propagation along the channel-



Control message (downstream) and function (upstream) propagation in a 3 frames TTA channel



F16. 70




Figure 3:44 Overall view of the CU sensing windows in a "boundless ranging" algorithm

Chip\FR	1	2	3	4	5	6	7	33
1	0	0	1	0	0	1	1	 0
2	1	0	0	1	1	1	1	
3	0	0	0	1	1	1		
4	0	0	0	1	0	0	0	 0
5	0	1	0	0	1			
6	0	0	1	1	1			
7	0	0	0	1	1			
8	0	0	0	0	1	0	0	

F16.72